New Horizons

Welcome to my blog

My name is Sven Andersson and I
work as a consultant in embedded
system design, implemented in ASIC
and FPGA.
In my spare time I write this blog
and I hope it will inspire others to
learn more about this fantastic field.
I live in Stockholm Sweden and have
my own company


You are welcome to contact me
and ask questions or make comments
about my blog.


New Horizons
What's new
Starting a blog
Writing a blog
Using an RSS reader

Zynq Design From Scratch
Started February 2014
1 Introduction
Changes and updates
2 Zynq-7000 All Programmable SoC
3 ZedBoard and other boards
4 Computer platform and VirtualBox
5 Installing Ubuntu
6 Fixing Ubuntu
7 Installing Vivado
8 Starting Vivado
9 Using Vivado
10 Lab 1. Create a Zynq project
11 Lab 1. Build a hardware platform
12 Lab 1. Create a software application
13 Lab 1. Connect to ZedBoard
14 Lab 1. Run a software application
15 Lab 1. Benchmarking ARM Cortex-A9
16 Lab 2. Adding a GPIO peripheral
17 Lab 2. Create a custom HDL module
18 Lab 2. Connect package pins and implement
19 Lab 2. Create a software application and configure the PL
20 Lab 2. Debugging a software application
21 Running Linux from SD card
22 Installing PetaLinux
23 Booting PetaLinux
24 Connect to ZedBoad via ethernet
25 Rebuilding the PetaLinux kernel image
26 Running a DHCP server on the host
27 Running a TFTP server on the host
28 PetaLinux boot via U-boot
29 PetaLinux application development
30 Fixing the host computer
31 Running NFS servers
32 VirtualBox seamless mode
33 Mounting guest file system using sshfs
34 PetaLinux. Setting up a web server
35 PetaLinux. Using cgi scripts
36 PetaLinux. Web enabled application
37 Convert from VirtualBox to VMware
38 Running Linaro Ubuntu on ZedBoard
39 Running Android on ZedBoard
40 Lab2. Booting from SD card and SPI flash
41 Lab2. PetaLinux board bringup
42 Lab2. Writing userspace IO device driver
43 Lab2. Hardware debugging
44 MicroZed quick start
45 Installing Vivado 2014.1
46 Lab3. Adding push buttons to our Zynq system
47 Lab3. Adding an interrupt service routine
48 Installing Ubuntu 14.04
49 Installing Vivado and Petalinux 2014.2
50 Using Vivado 2014.2
51 Upgrading to Ubuntu 14.04
52 Using Petalinux 2014.2
53 Booting from SD card and SPI flash
54 Booting Petalinux 2014.2 from SD card
55 Booting Petalinux 2014.2 from SPI flash
56 Installing Vivado 2014.3

Chipotle Verification System

EE Times Retrospective Series
It all started more than 40 years ago
My first job as an electrical engineer
The Memory (R)evolution
The Microprocessor (R)evolution

Four soft-core processors
Started January 2012
Table of contents
OpenRISC 1200
Nios II

Using the Spartan-6 LX9 MicroBoard
Started August 2011
Table of contents
Problems, fixes and solutions

FPGA Design From Scratch
Started December 2006
Table of contents
Acronyms and abbreviations

Actel FPGA design
Designing with an Actel FPGA. Part 1
Designing with an Actel FPGA. Part 2
Designing with an Actel FPGA. Part 3
Designing with an Actel FPGA. Part 4
Designing with an Actel FPGA. Part 5

A hardware designer's best friend
Zoo Design Platform

Installing Cobra Command Tool
A processor benchmark

Porting a Unix program to Mac OS X
Fixing a HyperTerminal in Mac OS X
A dream come true

Stockholm by bike

The New York City Marathon

Kittelfjall Lappland

Tour skating in Sweden and around the world
Wild skating
Tour day
Safety equipment
A look at the equipment you need
Skate maintenance
Books, photos, films and videos
Weather forecasts

38000 feet above see level
A trip to Spain
Florida the sunshine state

Photo Albums
Seaside Florida
Ronda Spain
Sevilla Spain
Cordoba Spain
Alhambra Spain
KittelfjÀll Lapland
Landsort Art Walk
Skating on thin ice

100 Power Tips for FPGA Designers

Adventures in ASIC
Computer History Museum
Design & Reuse
d9 Tech Blog
EDA Cafe
EDA DesignLine
Eli's tech Blog
FPGA Arcade
FPGA Central
FPGA developer
FPGA Journal
FPGA World
Lesley Shannon Courses
Mac 2 Ubuntu
Programmable Logic DesignLine
World of ASIC

If you want to be updated on this weblog Enter your email here:

rss feed

Tuesday, August 23, 2011
FPGA design from scratch. Part 53
Xilinx Platform Studio XPS

I have decided to build the system from ground up. The system builder wizard will help us put together the system. For more information see and the Xilinx documentation.

Here is the
on-line help.

Embedded Processing Peripheral IP cores

The following cores are included with Xilinx Embedded Edition.  The IP works directly in XPS and supports MicroBlaze for PLB-based and AXI-based cores.
Starting XPS

--> xps &

Click OK.

We are going to create a new design.

We will use the PLB bus standard. In our first design the standard bus was OPB.

We use the same old development board.

We are building a single processor system.

We use the MicroBlaze processor soft core.

Here we add the peripherals we think we will need. Can always be changed.

Here is a summary of the system we are going to build. The setup is stored in the file ETC_system.bsb

This is what the system looks like in the XPS system display window.

Running a simulation

Setting up and running the first simulation on our design is almost fully automated. We start by enabling the generation of a test bench template file. Select Project Options from the Project menu and mark the tick box <Generate test bench template>.

Generate simulation HDL files

The next step is generate all the simulation HDL files. Select <Generate HDL Simulation Files> from the Simulation menu. The following command is executed: make -f ETC_system.make simmodel

Start the simulation

Select <Launch HDL simulator> from the Simulation menu to start the simulation. In this process all the HDL files (design and test bench) are compiled and elaborated. The test bench is setup to generate clock and reset signals to the MicroBlaze processor and to the rest of the system when a run command is executed.

Commands used to compile and elaborate:

cd simulation/behavioral
/opt/Xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -incremental work.ETC_system_tb work.glbl -prj ETC_system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -o isim_ETC_system

Command used to run the simulation:

xterm -e ./isim_ETC_system -gui -tclbatch ETC_system_setup.tcl &

Bugs found

When trying to display a pdf file from within XPS nothing happens if you don't have acroread installed. I don't like acroread so I added a link to evince instead: sudo ln -s /usr/bin/evince /usr/bin/acroread


Using XPS it is very simple task to put together a MicroBlaze based system with standard peripherals. The hard part comes when we must convert our OPB based ETC system to the PLB bus interface.

Top  Previous Next

Posted at 11:15 by

Previous Entry Home Next Entry